SN74ALVC126DR

具有三态输出的 4 通道、1.65V 至 3.6V 缓冲器

                                              更多技术详情请登录www.mroic.cn   

FEATURES

• Operates From 1.65 V to 3.6 V

• Max t pd of 3.1 ns at 3.3 V

• ±24-mA Output Drive at 3.3 V

• Latch-Up Performance Exceeds 250 mA Per JESD 17

• ESD Performance Tested Per JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVC126 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.