低功耗、1.8/2.5/3.3V 输入、3.3V CMOS 输出、单路 2 输入正或非门
FEATURES
• Single-Supply Voltage Translator
• Output Level Up to Supply VCC CMOS Level
– 1.8 V to 3.3 V (at VCC = 3.3 V)
– 2.5 V to 3.3 V (at VCC = 3.3 V)
– 1.8 V to 2.5 V (at VCC = 2.5 V)
– 3.3 V to 2.5 V (at VCC = 2.5 V
• Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
• Ioff Supports Partial Power Down (VCC = 0 V)
• Very Low Static Power Consumption: 0.1 µA
• Very Low Dynamic Power Consumption: 0.9 µA
• Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
• Pb-Free Packages Available: SC-70 (DCK) 2 x 2.1 x 0.65 mm (Height 1.1 mm)
• More Gate Options Available at
• ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model(A114-B, Class II)
– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION
The SN74AUP1T02 performs the Boolean function Y = A B or Y = A ● B with designation for logic-level translation applications with output referenced to supply VCC.
AUP technology is the industry s lowest-power logic technology designed for use in extending battery-life in operating. All input levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply. This product also maintains excellent signal integrity (see Figure 1 and Figure 2).
The wide VCC range of 2.3 V to 3.6 V allows the possibility of switching output level to connect to external controllers or processors.
Schmitt-trigger inputs (ΔVT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.
off is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.
The SN74AUP1T02 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

- TLA2024EVM-PDK_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- INA229_239EVM_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- DAC8832EVM-PDK _TI(德州仪器)中文资料_英文资料_价格_PDF手册
- LP8557IEVM_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- LAUNCHXL-F28027F TI(德州仪器)中文资料_英文资料_价格_PDF手册
- DLPDLCR160CPEVM DLP160CP TI(德州仪器)中文资料_英文资料_价格_PDF手册
- THS4631DDAEVM TI(德州仪器)中文资料_英文资料_价格_PDF手册
- DAC3482EVM TI(德州仪器)中文资料_英文资料_价格_PDF手册
- THS4302EVM TI(德州仪器)中文资料_英文资料_价格_PDF手册
- ADS7038Q1EVM-PDK_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- LM3450AEV230V30/NOPB_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- TPS72728DSEEVM-406_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- WL1835MODCOM8A_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- TAS5424BQ1DKDEVM_TI(德州仪器)中文资料_英文资料_价格_PDF手册
- ADS7042EVM-PDK_TI(德州仪器)中文资料_英文资料_价格_PDF手册
