全部分类
传感器,变送器
传感器,变送器
集成电路(IC)
集成电路(IC)
连接器,互连器件
连接器,互连器件
首页设计与方案ADS62P15EVM_TI(德州仪器)中文资料_英文资料_价格_PDF手册
ADS62P15EVM_TI(德州仪器)中文资料_英文资料_价格_PDF手册
2025-09-30 16:33:06
阅读量:143

ADS62P15EVM

ADS62P15EVM

 

 

1 Overview

 

This user’s guide gives a general overview of the evaluation module (EVM) and provides a general description of the features and functions to be considered while using this module. This manual is applicable to the ADS62P42/43/44/45/48/49, ADS62P22/23/24/25/28/29 and ADS62C15/17 analog to digital converters (ADC), which will be collectively referred to as ADS62PXX. This document should be used in combination with respective ADC data sheet. The ADS62PXX EVM provides a platform for evaluating the analog-to-digital converter (ADC) under various signal, clock, reference and power supply conditions.

 

1.1 ADS62PXX EVM Quick-Start Procedure

 

The ADS62PXXEVM provides numerous options for providing clock, input frequency and power to the ADC under evaluation. The quick start procedure describes how to quickly get initial results using the default configuration of the EVM as it was shipped. The EVM can be put back to default configuration by setting all jumpers to the default positions as described in Table 1. The default configuration of the EVM is for the Input Frequency (IF) and the clock input, each to be a single ended input that is transformer-coupled to the ADC. The default configuration for the power supply is to provide a single 5V supply to the red banana jack J10, PWR IN. The default configuration for the EVM is to control the modes of operation by jumper settings for parallel input control pins rather than serial SPI control of the register space. The other modes of operation of the EVM are described in the latter sections of this document. If users modify the default jumper settings, this procedure does not apply

 

      ADS62P15EVM.jpg


ADS62P15EVM ADS62P15EVM